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Abstract—We presents a data-calibrated compact model of 
carbon nanotube (CNT) field-effect transistors (CNFETs)   based 
on the virtual-source (VS) approach, describing the intrinsic 
current-voltage and charge-voltage characteristics. The features 
of the model include: (i) carrier VS velocity extracted from 
experimental devices with gate lengths down to 15 nm; (ii) carrier 
effective mobility and velocity depending on the CNT diameter; 
(iii) short channel effect such as inverse subthreshold slope 
degradation and drain-induced barrier lowering depending on the 
device dimensions; (iv) small-signal capacitances including the 
CNT quantum capacitance effect to account for the decreasing 
gate capacitance at high gate bias. The CNFET model captures 
dimensional scaling effects and is suitable for technology 
benchmarking and performance projection at the sub-10-nm 
technology nodes. 
 
Index Terms— carbon nanotube (CNT), carbon-nanotube field-
effect transistor (CNFET or CNTFET), compact model, 
technology assessment. 
I. INTRODUCTION 
ARBON nanotube field-effect transistors (CNFETs) based 
on single-walled semiconducting CNTs have been among 
the foremost candidates to complement Si and extend CMOS 
technology scaling in the sub-10-nm technology nodes [1-3]. 
One of the dominant factors impeding further scaling of Si 
metal-oxide-semiconductor field-effect transistors (MOSFETs) 
is the short-channel effect (SCE), which causes FETs at short 
gate lengths to be difficult to turn off, consequently consuming 
too much power [4]. To keep Si MOSFETs viable, a 
tremendous amount of effort has been put into transitioning 
from two-dimensional (2D) planar device structures to three-
dimensional (3D) channel geometry with fin structures [5]. 
However, further scaling the gate length (Lg) of Si-MOSFETs 
requires an ultra-thin channel body [4], resulting in low drive 
current due to mobility degradation (caused by the body 
thickness fluctuation [6]) and low density of states (DOS) [7]. 
By contrast to bulk 3D materials, a single-walled CNT is 
essentially a single sheet of graphene rolled into a seamless 
cylinder with a 1-2 nm diameter. Because of the atomically thin 
body, the gate control of CNFETs is superior and the SCE can 
be overcome even for Lg < 10 nm [1-2,8]. Furthermore, CNTs 
show promise for energy-efficient computation because of their 
high carrier velocity and near-ballistic carrier transport property 
[9-10]. A great deal of effort has been made to demonstrate the 
potential of CNFETs as the future transistor technology. Recent 
progress in CNFET technology include a 9-nm Lg CNFET [2], 
realization of a gate-all-around (GAA) device [11], 
complementary n- and p-type CNFETs [12], operation at low 
(0.4 V) voltages [13], and the demonstration of a simple CNT 
computer [14]. Despite their great potential, CNFETs suffer 
from imperfections such as difficulty in obtaining purely 
semiconducting CNTs [15], hysteresis of the current-voltage (I-
V) characteristics [16], mis-positioning and diameter variations 
[17]. Several techniques have been reported to overcome these 
imperfections from the fabrication process level up to the 
system architecture level [18], and more improvement is needed 
to realize CNFET-based electronics.  
For all emerging technologies, early assessment based on 
both experimental observation and theoretical study is of great 
value as it facilitates identification of the most promising 
options and allows resources to be focused on them. Non-
equilibrium Green’s function (NEGF) formalism [19], 
recognized as a physically rigorous approach, has been 
extensively employed to simulate quantum transport in 
CNFETs and assess their performance [8,20]. However, NEGF 
is too computationally expensive for performance assessment 
at the application level. Compact modeling based on the 
Landauer formula for ballistic transport in CNTs is another 
efficient approach for performance assessment of CNFETs [21-
23]. While some of these compact models have been validated 
by numerical simulation or experimental data, the effects of 
dimensional scaling, series resistance (Rs), and tunneling 
leakage current have not been well captured. Attempts were 
made to address this issue by lumping the scaling and parasitic 
effects into constant input parameters (e.g. constant Rs, mobility, 
and subthreshold slope) independent of the device design [21]. 
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As a result, the dimensional scaling effect and variations cannot 
be studied. 
In this paper, we describe a data-calibrated compact CNFET 
model based on the virtual source (VS) approach [24], which 
has been implemented in Verilog-A [25] and available online 
[26]. The main motivation of developing the VS-CNFET are 
two-fold: (i) to identify the required improvement in device and 
materials to achieve performance advantage over similarly 
scaled FETs, and (ii) to enable performance assessment of 
CNFET systems at the application level, including device non-
idealities and variations. In the model, the VS parameters (e.g. 
carrier mobility, velocity, and gate capacitance) are connected 
to the CNFET dimensions and CNT diameter in order to capture 
the scaling effect. A similar concept has been reported in [27] 
with preliminary results that did not include several important 
effects: small-signal capacitances were not properly modeled; 
CNT quantum capacitance was not considered; the internal VS 
parameters were independent of CNT diameter; iterations and 
numerical integral were needed. These deficiencies are 
addressed in this paper.  
Several premises are relied upon in this work: (i) we focus 
purely on MOSFET-like CNFETs with Ohmic metal-CNT 
contacts, because they provide better performance and could be 
realized by heavily doping the source/drain (S/D) extensions 
[9,28]. Previous efforts on modeling Schottky-barrier CNFETs 
can be found in [29]; (ii) n-type CNFETs are discussed 
throughout the paper. Although CNFETs in ambient air are 
usually p-type based on the preferred injection of holes at the 
contacts, n-type CNFETs have been achieved by contact or 
interface engineering [30-31], and from a physical and 
mathematical point of view the operation of n-type and p-type 
CNFETs is symmetric due to the symmetry of conduction and 
valence bands; (iii) only the first sub-band in CNTs is 
considered because most digital applications call for a low 
power supply voltage, but higher sub-bands can be easily 
included with proper modification of the charge model.  
This paper is organized as follows: analytical expressions 
that connect the VS parameters to the CNFET design as well as 
model calibration are described in Section II; the charge model 
used to derive the small-signal capacitances is introduced in 
Section III; in Section IV, the impact of CNT diameter on the 
intrinsic CNFET performance is presented; finally in Section V, 
issues pertaining to the VS parameter extraction from CNFETs 
are discussed. Due to the limited space, the complete derivation 
of all the equations is detailed in [26]; here we only discuss the 
physics and key results. Models for the extrinsic elements such 
as contact resistance and tunneling leakage current will be 
introduced in Part II of this two-part paper [32].  
II. VIRTUAL SOURCE MODEL FOR CNFETS 
The VS model is a semi-empirical model with only a few 
physical parameters, originally developed for short-channel Si 
MOSFETs that have a gate-controlled source-injection barrier. 
Recently an enhanced VS emission-diffusion model applicable 
to both long-channel FETs (in drift-diffusive carrier transport 
regime) and short-channel FETs (in quasi-ballistic regime) has 
been reported [33]. Here the VS-CNFET model is based on the 
VS model described in [24,34] because we focus on the short-
channel FETs (e.g. Lg < 30 nm) where the carrier transport is 
assumed to be quasi-ballistic. Based on the VS approach, the 
drain current (Id) of a MOSFET is the product of the mobile 
charge density and the carrier velocity at the VS, defined as the 
top of the energy barrier near the source in the on-state, where 
the lateral electric field is small and the potential is mostly 
controlled by the gate voltage [24]. There are ten VS parameters: 
gate length (Lg); gate capacitance in strong inversion region 
(Cinv); low-field effective mobility (); threshold voltage (Vt); 
inverse subthreshold slope (SS) factor (nss); drain-induced 
barrier lowering (DIBL) coefficient (); series resistance (Rs); 
VS carrier velocity (vxo); and fitting parameters  and  used to 
smooth the transitions between weak and strong inversion, and 
between non-saturation and saturation regions, respectively. As 
conceived originally, the VS model was not meant to be 
predictive because the VS parameters need to be extracted from 
current-voltage (I-V) and capacitance-voltage (C-V) 
measurements; the VS-CNFET model instead associates the VS 
parameters to the device dimension and CNT diameter so that 
the CNFET design is connected to the device-level 
characteristics. Furthermore, by calibrating the VS-CNFET 
model to experimental data and rigorous numerical simulations, 
it becomes possible to make predictive estimates of device 
behavior as the dimension scales down. A representative GAA-
CNFET device structure used in the VS-CNFET model is 
illustrated in Fig. 1 with the critical dimensions labeled. In this 
section, analytical models to bridge the VS parameters to the 
device dimension and CNT diameter are introduced.  
CNT diameter (d) is a crucial physical parameter because it 
determines the CNT band structure and the band gap (Eg). In 
this work, CNT Eg = 2Epacc/d is derived from the Hückel tight-
binding model [35], where Ep = 3 eV is the tight-binding 
parameter, and acc = 0.142 nm is the carbon-carbon distance in 
CNTs, indicating Eg ≈ 0.85/d eV with d in nm. Corrections to 
the model of Eg could be made due to band gap renormalization 
induced by many-body interaction [36] or substrate-induced 
polarization effects [37], but they do not alter the essence of the 
VS model presented here. As will be shown later in this section, 
Cinv, , Vt, nss, , and xo are all diameter-dependent in the VS-
CNFET model. 
A.  Inversion Gate Capacitance (Cinv) 
 
Fig. 1.  A representative gate-all-around CNFET device structure used in the 
VS-CNFET model with the critical dimensions labeled. 
  
In a MOSFET, the mobile charge density in strong inversion 
at the VS, where the gradual channel approximation applies 
[38], can be approximated as Qxo  –Cinv(Vgs–Vt), where  
Cinv = CoxCs(Cox+Cs), Cox is the gate oxide, Cs is the 
semiconductor capacitance defined as –dQxo/dψs, and ψs is the 
surface potential [39]. For a GAA structure, Cox is: 
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where ε0 is the permittivity in vacuum, tox and kox are the 
thickness and the relative dielectric constant of the gate oxide, 
respectively. In planar bulk semiconductor materials, the DOS 
is usually so large that Cs >> Cox and Cinv  Cox; however, for 
CNTs, the CNT quantum capacitance (Cq) needs to be 
considered because Cq is comparable to Cox due to the relatively 
low DOS. In the VS-CNFET model, Cinv = Cox∙Cqe/(Cox+Cqe), 
where Cqe is an empirical parameter representing an effective 
CNT quantum capacitance. Strictly speaking, Cq is bias 
dependent [40] as shown in Fig. 2a. However, the numerical 
simulation in Fig. 2b shows that the linear relation between Qxo 
and Vgs−Vt in the inversion region is still retained over a 
reasonable range of Vgs and Qxo, implying the viability of having 
a constant Cqe to account for the effect of quantum capacitance. 
The numerical simulator used to validate the VS-CNFET model 
throughout this paper is provided by [41], which simulates a 
GAA-CNFET with heavily doped S/D regions, and the carrier 
transport is simulated based on the NEGF formalism. It has 
been shown in [40] that the maximum CNT Cq is approximately 
proportional to Eg1/2; here Cqe is empirically modeled as  
Cqe = 0.64Eg1/2 + 0.1 (fF/μm), where Eg is in the unit of eV, and 
the coefficients are extracted by fitting the modeled Qxo to the 
numerical simulation in Fig. 2b. The modeled Qxo is calculated 
by substituting Cinv into the equation in [26, Eq. (1.3)].  
B. Carrier Mobility () 
As Lg scales down to nanoscale, the carrier transport 
approaches the ballistic limit and carrier scattering in the 
channel becomes less significant. In this paper, the mobility is 
the so-called apparent mobility [38], a concept that connects the 
ballistic and diffusive regimes. The apparent mobility  
could also be understood as another way to express the mean 
free path (MFP). As device dimensions become smaller than the 
MFP, the carriers travel across the channel nearly without 
scattering and scatter only at the source and drain. In this 
context, the MFP becomes the channel length.  
In the VS-CNFET model,  = GLg/(qns) is derived from the 
one dimensional (1D) quantum transport theory at low fields, 
written here for the lowest sub-band [19,42]: 
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where G is the CNT conductance, ns is the carrier density, q is 
the elementary charge, h is Planck’s constant, Ec is the 
conduction band edge, E is the energy of free electrons, EF is 
the Fermi level, f is the Fermi-Dirac distribution function, g(E) 
is the CNT DOS, and λi is the MFP in CNTs representing the 
aggregate effect of optical phonon (OP) and acoustic phonon 
(AP) scattering [42]: 
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where T is the temperature, ℏωOP ≈ 0.18 eV is the OP energy, 
λAP, λOP,abs and λOP,ems are MFPs for AP scattering, OP 
absorption and emission, respectively. The expression for λi, its 
experimental validation, and treatment across multiple sub-
bands have been detailed in [42] (only the lowest sub-band is 
considered here). However, due to the complex expression for 
λi, Eq. (2a) cannot be integrated analytically; to avoid the use of 
a numerical integral in the compact model, an empirical 
expression is used to model : 
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where d is in the unit of nm, 0 = 1350 cm2/V∙s,  = 66.2 nm, 
and c = 1.5 are empirical parameters extracted by fitting (4) to 
the peak mobility (note that μ in (2a) depends on EF) calculated 
by (2) and (3) as shown in Fig. 3. It should be noted that for 
device configurations similar to Fig. 1, the source and drain are 
in fact separated by Lg + 2Lext rather than Lg. However, since 
the extensions are not gated and have higher doping densities 
than the region under the gate (thus different MFPs), we treat 
the extensions in [32] as extrinsic elements and confine the 
scope of intrinsic elements (described by the VS model) to the 
region under the gate, leading to a hierarchical model. In 
experimental measurements, however, it is not easy to separate 
the region under the gate from the extensions and the contacts; 
 
 
Fig. 2. (a) Numerical simulated CNT quantum capacitance Cq vs. Vgs for different diameters d. 
The peak Cq increases as d decreases. (b) Comparison of the VS carrier density Qxo between the 
numerical simulation [41] and the model given (see II.A and [26]). Equivalent oxide thickness 
(EOT) = 0.7 nm. 
  
 
Fig. 3. Low-field mobility vs. Lg for different diameters. The 
symbols are the peak mobility calculated numerically by (2) 
and the lines represent the model given by (4). The mobility 
decreases towards smaller Lg, as the conductance becomes 
constant with quasi-ballistic transport, see (2a). 
  
hence any extraction of mobility for a short-channel CNFET 
from I-V measurements is actually a reflection of the 
commingled behaviors of contact injection and carrier transport 
in the extensions and the channel. Therefore, the use of apparent 
mobility [38] in the VS model can be viewed as a convenience 
for describing the experimental I-V curves in a hierarchical 
model. We note the apparent mobility approaches zero as the 
channel length (which limits the MFP) approaches zero, 
consistent with the ballistic limit. 
C. SCE Parameters (SS, DIBL, Vt roll-off) 
The SCE is essentially the phenomenon of decreasing Vt and 
increasing SS and DIBL as Lg scales down. In this paper, the 
SCE parameters are derived from a GAA cylindrical structure 
based on the scale length theory [43]. The first step is to model 
the conduction band (Ec) profile along the channel. In the 
subthreshold region where the mobile charge in the channel is 
negligible, the Ec profile can be obtained by solving the Laplace 
equation, and the resulting Ec can be expressed as: 
  / /c 1 2 gs ge e / 2
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where x is the direction along the channel,  is the electrostatic 
scale length (also known as the screening length), and a1 and a2 
are coefficients determined by the boundary conditions:  
Ec(‒Lof ‒Lg/2) = ‒Efsd and Ec(Lof +Lg/2) = ‒Efsd ‒Vds, where Lof is 
an empirical parameter functioning like an extension of the Lg 
that captures the finite Debye length at the gate-to-source/drain 
junctions, and Efsd is the energy difference from the Fermi level 
to the Ec at the S/D extensions (see Fig. 4). All energies are 
referenced to the Fermi level at the source (i.e. Efs = 0). 
In a GAA cylindrical structure, λ is a solution to the Laplace 
equation in cylindrical coordinates satisfying the boundary 
condition at the CNT/oxide interface: 
 
 
 
 
 
 
 
1 0 0 ox
1 0 0 ox
/
1
/
Y Y Y t
J J J t
   
 
   

  

       (6) 
where Jm and Ym are Bessel functions of the first kind and 
second kind of order m, γ  kcnt/kox, kcnt is the relative dielectric 
constant of the CNT, and   d/(2). Eq. (6) is a transcendental 
equation which has no closed form solution for λ. Analytical 
approximations of  in GAA-MOSFETs have been derived in 
[44] by assuming that the Ec profile is parabolic in the 
transverse direction; however for CNFETs, d is often smaller 
than tox, so the approximation made in [44] fails. When tox > d/2, 
we show that  can be approximated as: 
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where z0 ≈ 2.405 is the first zero of J0. Derivation of (7) is 
detailed in [26, Eq. (15)-(19)]. Eq. (7) is compared with the 
numerical solution to (6) in Fig. 5, showing good agreement 
when tox > d/2. When tox >> d, Eq. (7) can be simplified to  ≈ 
(d+2tox)/z0; on the other hand, when tox << d, it has been shown 
in [45] that  ≈ (d+2γ∙tox)/z0. In both extreme cases,  increases 
linearly with d and tox. In this paper, kcnt = 1 is used, assuming 
it is air inside the CNT [46]. However, different values of kcnt 
from 5-10 for semiconducting CNTs have been reported both 
theoretically [47] and experimentally [48]. Nonetheless, we can 
show that (7) holds for a wide range of kcnt (from 1~20). 
By substituting (7) into (5), Ec profile is calculated and 
compared to the numerical simulation [41] in Fig. 4, showing 
good agreement in the gate region. Although the potential “tails” 
extending into the S/D extensions are not captured by (5), this 
will not affect the calculation of SCE parameters since only the 
top of the Ec (Ecmax) matters. Modeling of the tails will be 
discussed in [32] when calculating the tunneling currents. Once 
the Ec profile is known, the SCE parameters can be derived as: 
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where   (Lg+2Lof)/2, and Ecmax is calculated by substituting 
x = −λ/2∙ln(a2/a1) into (5). Eq. (8) is compared to the numerical 
simulation in Fig. 6. Empirically, Lof  tox/3 is found to achieve 
the best fitting results. A physical interpretation of the relation 
between Lof and tox is that when tox becomes larger, the fringe 
field from the gate to the S/D extensions will extend, making 
Lof longer. Nevertheless, generally Lof should be viewed as a 
fitting parameter. Note that (8) is a direct result of solving 
Poisson’s equation without considering non-idealities such as 
oxide-CNT interface states. Therefore, SS ≈ 60 mV/dec and 
DIBL = 0 for long-channel devices. More discussion on the 
oxide-CNT interface is included in [32]. Although (8) are 
derived from a GAA structure, other device structures such as 
top gate and bottom gate should follow the same trend as long 
as a proper model for  is used. 
 
Fig. 4.  Comparison of the conduction band profile between the numerical 
simulation [41] (symbols) and the model (line) given by (5). 
  
 
Fig. 5.  Comparison of the scale length λ between the numerical solution to (6) 
and the model given by (7) for d = 1 nm, kox = 16, and kcnt = 1. Good agreement 
is observed when tox > d/2, while the approximation given in [45] works better 
for tox < d/2. 
  
D. Virtual Source Carrier Velocity (vxo) 
The VS carrier velocity (vxo), also known as the injection 
velocity, is one of the key metrics for the transistor technology 
[49]. vxo can be associated with Lg through the theory of back 
scattering of carriers in the channel [50]: 
 v
xo B
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v v
l
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where vB is the carrier velocity in the ballistic limit, v is the 
carrier MFP, and l is the critical length defined as the distance 
over which the electric potential drops by kBT/q from the top of 
the energy barrier in the channel, where kB is the Boltzmann’s 
constant. Strictly speaking, l is proportional to Lg and dependent 
on Vds, as described in [33]. However, since using a bias-
independent vxo can fit the experimental Id-Vds data fairly well 
for different Lg’s (as will be seen shortly) and only a small range 
of Lg is of our interest (e.g. 5 nm < Lg < 30 nm), here l ≈ Lg is 
assumed for the sake of simplicity and v is thus empirical. To 
extract vB and v, the VS model [24] is fitted to the Id-Vds data 
from [51], where three CNFETs on the same substrate with 
identical structures but different gate lengths were measured.  
The extraction flow of vxo involves: (a) d = 1.2 nm, Lg = 15 
nm/300 nm/3 μm, Rs = 5.5 k, and SS = 135 mV/dec according 
to the reported experimental data in [51]; (b) estimating, due to 
lack of C-V data, Cox = 0.156 fF/m by simulating a metallic 
cylinder placed on a 10-nm thick HfO2 with a back gate using 
TCAD Sentaurus [52]; (c)  = 255/103/2.1103 cm2/Vs for Lg 
= 15 nm/300 nm/3 μm respectively, estimated by (2); (d)  = 
3.5 and  = 1.8 as suggested in [24]; (e) DIBL and Vt are treated 
as free parameters because the two parameters are susceptible 
to the oxide-CNT and air-CNT interface properties and may 
suffer from different degrees of the hysteresis effect [16]. 
Fortunately, the extracted vxo is not sensitive to the choice for 
DIBL and Vt. Finally, vxo is treated as a free parameter to 
achieve the best fitting result as shown in Fig. 7. If uncertainty 
exists in the exact value of d due to the measurement, the values 
of Cox and  would be adjusted accordingly and the extracted 
vxo could be slightly different, but the change will be minor and 
the scaling trend will remain the same. By fitting (9) to the 
extracted vxo's, v = 440 nm and vB = 4.1107 cm/s are extracted. 
vxo for other materials have been extracted from devices at 
various Lg’s, including 1.35107 cm/s for 32-nm Lg Si 
MOSFET [24] and 3.2107 cm/s for 30-nm Lg III-V HFET [53]. 
To model the dependence of vxo on CNT diameter, we refer 
to the carrier transport theory in MOSFETs [54]: the maximum 
value of vxo is approximately the equilibrium uni-directional 
thermal velocity vTi. For the non-degenerate case, vTi = 
2kBT/(πm*), where m* = h2/(9π2accEpd) is the effective mass in 
CNTs [40]. Therefore we can express vB = vB0(d/d0)1/2, where 
vB0 = 4.1107 cm/s and d0 = 1.2 nm are extracted from [2] set as 
reference points. To examine the validity of the linear relation 
between vB and d1/2, the 1D Landauer formula [19] is used to 
calculate the theoretical ballistic velocity vBth: 
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where IdB is the drain current in the ballistic limit calculated by 
the 1D Landauer formula, and vBth = IdB/ns, where ns is 
calculated by (2b). Fig. 8 shows vBth vs. d1/2 for different carrier 
densities, indicating that the linear relation between vBth and d1/2 
holds for a wide range of d and ns. 
 
Fig. 6.  Comparison of (a) SS, (b) DIBL, and (c) Vt roll-off between the numerical simulation [41] and the model given by (8) for different gate oxide thickness. 
Tunneling currents are not excluded. 
  
 
Fig. 7.  Extraction of VS carrier velocity. The symbols are experimental data from [51]. (a) vxo = 3.810
7 cm/s for Lg = 15 nm. (b) vxo = 1.710
7 cm/s for Lg = 300 
nm. (c) vxo = 0.4710
7 cm/s for Lg = 3 μm. Note that the polarity of Vgs and Vds are flipped compared to the original data to become n-type FETs. 
  
III. TERMINAL CHARGE MODEL 
Proper modeling of the terminal charges is required to 
account for the dynamic operation of a FET. Under quasi-static  
conditions, the partitioning of charges at the source (Qs) and the 
drain (Qd) is accomplished through the Ward-Dutton charge-
partitioning scheme [55]; the charge at the gate Qg = ‒(Qs + Qd); 
and the derivative of terminal charges with respect to the 
terminal voltage gives the small-signal capacitances [56]. In a 
short-channel MOSFET, the carrier transport generally falls 
somewhere in between the drift-diffusion regime and the 
ballistic transport regime. The charge model employed in this 
paper is similar to the VS charge model introduced in [57], in 
which carrier transport is assumed to be diffusive when Vds 
approaches zero and ballistic when Vds approaches infinity. The 
charges in the two extreme cases are computed separately and 
then combined through a Vds-dependent smoothing function. 
Due to the limited space, the complete derivation of the charge 
model is detailed in [26, pp. 21-24]. This section focuses on a 
correction term in the charge model to account for the effect of 
CNT quantum capacitance (Cq).  
As illustrated in Fig. 2a, the CNT Cq increases as Vgs 
increases from zero to Vt; then reach a maximum; and finally 
decreases asymptotically to Cqinf ≡ 8q2/(3accπEp). The decrease 
in Cq is because of the rapid drop of CNT DOS after the van 
Hove singularity [35]. The effect of Cq is not considered in the 
VS charge model originally developed for silicon MOSFETs. 
While an analytical model for Cq of CNTs has been developed 
in [22], the equations are relatively complex, making analytical 
expressions for Qs and Qd hard to obtain. Here, the terminal 
charge is modeled phenomenologically rather than from first-
principles to account for the effect of Cq: 
 
 
 
 
ch g xo xob
xob inv invb ss t
gs tb t f tb
invb ox qinf ox qinf
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       (11) 
where Qch is the total channel charge, ϕt = kBT/q is the thermal 
voltage, Qxob serves to gradually decrease the absolute value of 
Qch around Vtb, and Vtb is a fitting parameter to be determined. 
Qs and Qd are proportional to Qch as described in [26]. Here we 
discuss a special case of Vds = 0 to demonstrate how the model 
works. At Vds = 0, Qs = Qd = ½Qch, and the small-signal gate 
capacitance Cgg = ‒1/Lg∙∂Qch/∂Vgs. When Vgs < Vt, Qxo ≈ 0, Qxob 
≈ 0, and Qch ≈ 0; as Vgs increases to Vt < Vgs < Vtb, |Qxob| << |Qxo|, 
so Qch ≈ −LgQxo ≈ −LgCinv(Vgs−Vt), and Cgg approaches the peak 
value Cinv; when Vgs >> Vtb, Qxob becomes appreciable and Qch 
≈ −Lg{Cinv∙(Vtb−Vt)+Cinvb∙(Vgs− Vtb)}, and Cgg ≈ Cinvb, as 
expected when Vgs approaches infinity. The modeled Cgg is 
compared with the numerical simulation [41] in Fig. 9, where 
Vtb = 0.7Eg/q+0.13 is determined empirically to achieve the best 
fitting result. Compared to the case where quantum capacitance 
is not considered, the Cgg including the quantum capacitance is 
lower and gradually decreases at high Vgs. The resulting charge 
model is consistent with the current model because they share 
the same Vt and Qxo.  
IV. CNFET INTRINSIC PERFORMANCE AND CNT DIAMETER 
In this section, the impact of CNT diameter on the intrinsic 
CNFET performance is evaluated based on the model described 
in Section II and III. Inputs to the VS-CNFET model are: Lg = 
8 nm, supply voltage Vdd = 0.71 V, and EOT = 0.51 nm, selected 
from the “2023” node of the 2013 International Technology 
Roadmap for Semiconductors (ITRS) projections [58] which 
predicts the metal-1 pitch will be scaled down to 25.2 nm in 
2023 for high performance logic; a GAA structure is assumed; 
and Rs = RQ/2 = h/(2q2) ≈ 3.3 kΩ per CNT is added to the source 
and the drain terminals (see Fig. 1) to account for the quantum 
resistance associated with the interfaces between the 1D CNT 
channel with the metal S/D contacts (including the lowest band 
double degeneracy with two spins) [19]. 
In Fig. 10, the on-state current Ion ≡ Id(Vgs = Vds = Vdd) per 
CNT and the intrinsic delay int  LgCinvVdd/Ion are plotted 
against CNT diameter at a fixed off-state current Ioff ≡ Id(Vgs = 
0, Vds = Vdd) = 1 nA per CNT. As shown in Fig. 10, a 2-nm 
diameter CNT can deliver 27% higher Ion and 21% lower int 
than a 1-nm diameter CNT. While μ ~ d2 has been observed 
experimentally in CNFETs with relatively long channels (Lg > 
4 μm) [59], here we predict the ratio of Ion(d = 2 nm) over Ion(d 
= 1 nm) to be 1.27, much smaller than 22/1 = 4, because the 
channel has become nearly ballistic at Lg = 8 nm. The increase 
in Ion for large-diameter CNTs is attributed to higher carrier 
mobility, velocity, and gate capacitance. The advantage of 
large-diameter CNTs in int is not as prominent as in Ion since 
 
Fig. 8.  Theoretical carrier velocity in the ballistic 
limit (symbols) vs. the square-root of CNT 
diameter (dotted lines) for different carrier 
densities (ns). The symbols are calculated by (10) 
numerically. 
  
 
Fig. 9.  Comparison of small-signal gate 
capacitances Cgg between the numerical simulation 
[41] and the model given by (11) at Vds = 0. The 
dashed lines represent the case where CNT 
quantum capacitance is not considered. 
  
 
Fig. 10.  Intrinsic on-state current Ion and gate 
delay int vs. CNT diameter at Lg = 8 nm and Vdd 
= 0.71 V. A 2-nm diameter CNT has 27% higher 
Ion and 21% lower int than a 1-nm diameter CNT 
due to higher mobility, carrier velocity, and gate 
capacitance. 
  
the gate capacitance is also higher. As will be seen in [32], CNT 
diameter has greater impacts on the parasitic contact resistance 
and the tunneling leakage currents in a highly scaled CNFET. 
V. DISCUSSION 
The VS carrier velocity is a crucial metric for the transistor 
technology because it directly determines the magnitude of the 
drive current as well as the delay of logic devices. A major 
advantage of the VS model is its capability of extracting vxo 
directly from the measured data. Normally, the inversion gate 
capacitance Cinv is obtained from the C-V data. Then with Cinv 
as one of the inputs, fitting the VS model to I-V data determines 
vxo [60]. In other words, both I-V and C-V data are needed in 
order to reliably extract vxo. For emerging devices like CNFETs, 
however, reliable and reproducible C-V data are often hard to 
acquire, because of less understanding of CNT-oxide and CNT-
metal interfaces and the very small capacitance (aF range) of 
the 1D channels [61-62]. In this paper, numerical simulation by 
Sentaurus [52] is used to estimate the Cinv as a compromise for 
the extraction of vxo in Fig. 7. In [27], vxo = 3107 cm/s was 
extracted from a CNFET with Lg = 9 nm [2], smaller than the 
vxo = 3.8107 cm/s extracted from the Lg = 15 nm CNFET in 
Fig. 7a. While the contradiction (i.e. vxo of a 9-nm CNFET is 
smaller than that of a 15-nm CNFET) might be attributed to the 
differences in gate oxide, fabrication conditions, CNT quality, 
or the long-range Coulomb interactions described in [63], the 
unexpected trend highlights the necessity for a larger number of 
consistent and systematic characterization of devices to extract 
vxo in CNFETs (e.g. CNFETs built on the same CNT with 
different gate lengths below 100 nm). These high-quality device 
data are often not readily available because of the difficulties in 
device fabrication and the hysteresis and instability of 
experimental devices. 
VI. CONCLUSION 
The intrinsic elements of a compact CNFET model based on 
the VS approach has been developed in this paper. A VS carrier 
velocity of 3.8107 cm/s is extracted from recent experimental 
CNFET with 15-nm gate length, providing evidence of the 
superior potential of CNFETs for future transistor technology. 
The model captures dimensional scaling effects and is used 
study the impact of CNT diameter on the intrinsic CNFET 
performance, showing that a 2-nm diameter CNT can deliver 
27% higher intrinsic drive current than a 1-nm diameter CNT 
at Lg = 8 nm. The VS-CNFET model has been implemented in 
Verilog-A and is available online [26]. The model runs 
smoothly in the SPICE environment (as illustrated in [64]) 
because all the equations are analytical with no numerical 
iterations, and the output current is differentiable throughout all 
regions of operation. A more comprehensive analysis including 
non-ideal contacts and tunneling leakage is carried out in [32]. 
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